{"id":1652,"date":"2022-01-13T10:54:31","date_gmt":"2022-01-13T01:54:31","guid":{"rendered":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/?p=1652"},"modified":"2022-02-25T10:27:30","modified_gmt":"2022-02-25T01:27:30","slug":"oneapi-fpga-development-with-vs-code-for-linux","status":"publish","type":"post","link":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/","title":{"rendered":"Linux* \u4e0a\u3067\u306e Visual Studio* Code \u306e\u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u3092\u4f7f\u7528\u3057\u305f\u30a4\u30f3\u30c6\u30eb oneAPI DPC++ FPGA \u958b\u767a"},"content":{"rendered":"<p><span style=\"font-family: arial, helvetica, sans-serif;\">Linux* \u4e0a\u3067\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> oneAPI \u30d9\u30fc\u30b9\u30fb\u30c4\u30fc\u30eb\u30ad\u30c3\u30c8\u3068 Visual Studio* (VS) Code \u3092\u7d71\u5408\u3057\u3066\u3001\u30b7\u30fc\u30e0\u30ec\u30b9\u306a\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u958b\u767a\u74b0\u5883\u3092\u5b9f\u73fe\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002CPU \u3084 GPU \u3068\u540c\u3058\u3088\u3046\u306b\u3001VS Code \u3092\u4f7f\u7528\u3057\u305f FPGA \u958b\u767a\u304c\u53ef\u80fd\u3067\u3059\u3002\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> oneAPI \u74b0\u5883\u5909\u6570\u306e\u8a2d\u5b9a\u3001VS Code \u306e\u8d77\u52d5\u3001\u30b5\u30f3\u30d7\u30eb\u304b\u3089\u306e\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u4f5c\u6210\u3001\u30b3\u30fc\u30c9\u7de8\u96c6\u306e\u6d41\u308c\u306f\u540c\u3058\u3067\u3059\u3002<\/span><\/p>\n<ul>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">Windows* \u30e6\u30fc\u30b6\u30fc\u306f\u3001\u300c<a href=\"https:\/\/www.intel.com\/content\/www\/us\/en\/documentation-resources\/developer.html\" target=\"_blank\" rel=\"noopener\">Windows* Subsystem for Linux* \u3067\u306e\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> oneAPI \u3092\u4f7f\u7528\u3057\u305f\u30ea\u30e2\u30fc\u30c8 Visual Studio* Code \u958b\u767a<\/a>\u300d (\u82f1\u8a9e) \u306e\u624b\u9806\u3067\u30b7\u30b9\u30c6\u30e0\u3092\u30bb\u30c3\u30c8\u30a2\u30c3\u30d7\u3057\u305f\u5f8c\u3001\u672c\u8a18\u4e8b\u3067\u8aac\u660e\u3059\u308b\u624b\u9806\u306b\u5f93\u3063\u3066\u304f\u3060\u3055\u3044\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> DevCloud for oneAPI \u3092\u4f7f\u7528\u3057\u3066\u3044\u308b\u5834\u5408\u306f\u3001\u300c<a href=\"https:\/\/devcloud.intel.com\/oneapi\/documentation\/connect-with-vscode\/\" target=\"_blank\" rel=\"noopener\">\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> DevCloud \u3067\u306e Visual Studio* Code \u306e\u4f7f\u7528<\/a>\u300d (\u82f1\u8a9e) \u3092\u53c2\u7167\u3057\u3066\u304f\u3060\u3055\u3044\u3002\u307e\u305f\u3001FPGA \u30ef\u30fc\u30af\u30d5\u30ed\u30fc\u3092\u542b\u3080\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> DevCloud \u3067\u306e VS Code \u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u306e\u4f7f\u7528\u65b9\u6cd5\u306b\u3064\u3044\u3066\u3082\u8aac\u660e\u3057\u3066\u3044\u307e\u3059\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> oneAPI \u30c4\u30fc\u30eb\u30ad\u30c3\u30c8\u306e\u30b7\u30b9\u30c6\u30e0\u74b0\u5883\u3068\u8a2d\u5b9a\u3092\u69cb\u6210\u3059\u308b\u306b\u306f\u3001Visual Studio* Code \u7528\u306e Environment and Launch Configurator for Intel\u00ae oneAPI Toolkits \u62e1\u5f35\u6a5f\u80fd\u3092\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3057\u307e\u3059\u3002<\/span><\/li>\n<\/ul>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\">FPGA \u306e\u958b\u767a\u30d5\u30ed\u30fc\u306f\u3001\u4ee5\u4e0b\u306e\u3088\u3046\u306a\u624b\u9806\u3067\u884c\u308f\u308c\u307e\u3059\u3002<\/span><\/p>\n<ol>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u74b0\u5883\u5909\u6570\u3092\u8a2d\u5b9a\u3059\u308b<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u9ad8\u901f\u30b3\u30f3\u30d1\u30a4\u30eb\u65b9\u5f0f\u3067\u30a8\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30fb\u30a4\u30e1\u30fc\u30b8\u3092\u69cb\u7bc9\u3057\u3001\u5b9f\u884c\u3059\u308b<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u9759\u7684\u306a HTML \u6700\u9069\u5316\u30ec\u30dd\u30fc\u30c8\u3092\u751f\u6210\u3057\u3001\u8868\u793a\u3059\u308b<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u5b9f\u969b\u306e FPGA \u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u30fb\u30a4\u30e1\u30fc\u30b8\u3092\u69cb\u7bc9\u3057\u3001\u5b9f\u884c\u3059\u308b<\/span><\/li>\n<\/ol>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\">\u3053\u306e\u30ef\u30fc\u30af\u30d5\u30ed\u30fc\u306e\u8a73\u7d30\u306b\u3064\u3044\u3066\u306f\u3001\u300e\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> oneAPI \u30d7\u30ed\u30b0\u30e9\u30df\u30f3\u30b0\u30fb\u30ac\u30a4\u30c9\u300f\u306e\u300c<a href=\"https:\/\/www.intel.com\/content\/www\/us\/en\/develop\/documentation\/oneapi-programming-guide\/top\/programming-interface\/fpga-flow.html\" target=\"_blank\" rel=\"noopener\">FPGA \u30d5\u30ed\u30fc<\/a>\u300d (\u82f1\u8a9e) \u30bb\u30af\u30b7\u30e7\u30f3\u3092\u53c2\u7167\u3057\u3066\u304f\u3060\u3055\u3044\u3002<\/span><\/p>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\">\u524d\u63d0\u6761\u4ef6:<\/span><\/p>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\">\u4ee5\u4e0b\u306e\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u3092\u30c0\u30a6\u30f3\u30ed\u30fc\u30c9\u3057\u3001\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3057\u3066\u304f\u3060\u3055\u3044\u3002<\/span><\/p>\n<ul>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\"><a href=\"https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/tools\/oneapi\/base-toolkit.html\" target=\"_blank\" rel=\"noopener\">\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> oneAPI \u30d9\u30fc\u30b9\u30fb\u30c4\u30fc\u30eb\u30ad\u30c3\u30c8<\/a> (\u82f1\u8a9e)<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\"><a href=\"https:\/\/code.visualstudio.com\/docs\/setup\/linux\" target=\"_blank\" rel=\"noopener\">Visual Studio* Code on Linux*<\/a> (\u82f1\u8a9e)<\/span><\/li>\n<\/ul>\n<h2><span style=\"font-family: arial, helvetica, sans-serif;\">\u74b0\u5883\u5909\u6570\u306e\u8a2d\u5b9a\u3068 Visual Studio* Code \u306e\u8d77\u52d5<\/span><\/h2>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\">\u4ee5\u4e0b\u306e\u624b\u9806\u3067\u3001\u74b0\u5883\u5909\u6570\u3092\u8a2d\u5b9a\u3057\u307e\u3059\u3002<\/span><\/p>\n<ol>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u30bf\u30fc\u30df\u30ca\u30eb\u30bb\u30c3\u30b7\u30e7\u30f3\u3092\u958b\u304d\u307e\u3059\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">sh \u30b9\u30af\u30ea\u30d7\u30c8\u306e\u5834\u6240\u3092\u78ba\u8a8d\u3057\u307e\u3059\u3002\u5834\u6240\u306f\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> oneAPI \u306e\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u306b\u3088\u3063\u3066\u7570\u306a\u308a\u3001\u4ee5\u4e0b\u306e\u3044\u305a\u308c\u304b\u306b\u306a\u308a\u307e\u3059\u3002<\/span>\n<ul>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">root \u307e\u305f\u306f sudo \u3067\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3057\u305f\u5834\u5408\u306f\u3001\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> oneAPI \u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u306e\u30eb\u30fc\u30c8\u30fb\u30c7\u30a3\u30ec\u30af\u30c8\u30ea\u30fc (\u901a\u5e38\u306f \/opt\/intel\/inteloneapi\/) \u306b\u3042\u308b\u30b9\u30af\u30ea\u30d7\u30c8\u3092\u63a2\u3057\u307e\u3059\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">sudo \u307e\u305f\u306f root \u3067\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3057\u306a\u304b\u3063\u305f\u5834\u5408\u306f\u3001~\/intel\/inteloneapi\/ \u30c7\u30a3\u30ec\u30af\u30c8\u30ea\u30fc\u306b\u3042\u308b\u30b9\u30af\u30ea\u30d7\u30c8\u3092\u63a2\u3057\u307e\u3059\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u30fb\u30d5\u30a9\u30eb\u30c0\u30fc\u3092\u30ab\u30b9\u30bf\u30de\u30a4\u30ba\u3057\u305f\u5834\u5408\u306f\u3001\u30ab\u30b9\u30bf\u30e0\u30fb\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u30fb\u30d5\u30a9\u30eb\u30c0\u30fc\u306b\u3042\u308b\u30b9\u30af\u30ea\u30d7\u30c8\u3092\u63a2\u3057\u307e\u3059\u3002<\/span><\/li>\n<\/ul>\n<\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u30b3\u30de\u30f3\u30c9\u30e9\u30a4\u30f3\u304b\u3089 source \u30b3\u30de\u30f3\u30c9\u3092\u4f7f\u7528\u3057\u3066 setvars.sh \u30b9\u30af\u30ea\u30d7\u30c8\u3092\u5b9f\u884c\u3057\u307e\u3059\u3002<\/span>\n<pre class=\"lang:default decode:true \">source &lt;oneapi_install_path&gt;\/setvars.sh<\/pre>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\">\u8a73\u3057\u304f\u306f\u3001\u300c<a href=\"https:\/\/www.intel.com\/content\/www\/us\/en\/develop\/documentation\/get-started-with-intel-oneapi-base-linux\/top\/before-you-begin.html#before-you-begin_GUID-338EB548-7DB6-410E-B4BF-E65C017389C4\" target=\"_blank\" rel=\"noopener\">CLI \u958b\u767a\u306e\u305f\u3081\u306e\u74b0\u5883\u5909\u6570\u306e\u8a2d\u5b9a<\/a>\u300d (\u82f1\u8a9e) \u3092\u53c2\u7167\u3057\u3066\u304f\u3060\u3055\u3044\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u540c\u3058\u30bf\u30fc\u30df\u30ca\u30eb\u30bb\u30c3\u30b7\u30e7\u30f3\u3067\u3001\u4ee5\u4e0b\u306e\u30b3\u30de\u30f3\u30c9\u3092\u5b9f\u884c\u3057\u3066\u3001VS Code \u3092\u8d77\u52d5\u3057\u307e\u3059\u3002<\/span>\n<pre class=\"lang:default decode:true \">code<\/pre>\n<\/li>\n<\/ol>\n<h2><span style=\"font-family: arial, helvetica, sans-serif;\">oneAPI \u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u306e\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb<\/span><\/h2>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\">\u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u3092\u4f7f\u7528\u3059\u308b\u3068\u3001Visual Studio* Code \u3067\u30b5\u30f3\u30d7\u30eb\u3092\u53c2\u7167\u3057\u305f\u308a\u3001\u30c0\u30a6\u30f3\u30ed\u30fc\u30c9\u3057\u305f\u308a\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002\u62e1\u5f35\u6a5f\u80fd\u3092\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3059\u308b\u306b\u306f\u3001\u6b21\u306e\u624b\u9806\u3092\u5b9f\u884c\u3057\u307e\u3059\u3002<\/span><\/p>\n<ol>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">VS Code \u3067\u3001\u5de6\u306e\u30ca\u30d3\u30b2\u30fc\u30b7\u30e7\u30f3\u306b\u3042\u308b\u62e1\u5f35\u6a5f\u80fd\u306e\u30ed\u30b4\u3092\u30af\u30ea\u30c3\u30af\u3057\u307e\u3059\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">Sample Browser for Intel oneAPI Toolkits \u3068\u3044\u3046\u30bf\u30a4\u30c8\u30eb\u306e\u62e1\u5f35\u6a5f\u80fd\u3092\u63a2\u3059\u304b\u3001<a href=\"https:\/\/marketplace.visualstudio.com\/publishers\/intel-corporation\" target=\"_blank\" rel=\"noopener\">\u3053\u3061\u3089<\/a> (\u82f1\u8a9e) \u306b\u30a2\u30af\u30bb\u30b9\u3057\u3066\u5229\u7528\u53ef\u80fd\u306a\u62e1\u5f35\u6a5f\u80fd\u3092\u63a2\u3057\u307e\u3059\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">[Install] \u3092\u30af\u30ea\u30c3\u30af\u3057\u307e\u3059\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u62e1\u5f35\u6a5f\u80fd\u306e\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u5f8c\u3001[oneAPI] \u30a2\u30a4\u30b3\u30f3\u3092\u30af\u30ea\u30c3\u30af\u3059\u308b\u3068\u3001\u5de6\u5074\u306e\u30ca\u30d3\u30b2\u30fc\u30b7\u30e7\u30f3\u30fb\u30da\u30a4\u30f3\u306b\u5229\u7528\u53ef\u80fd\u306a\u30b5\u30f3\u30d7\u30eb\u306e\u30ea\u30b9\u30c8\u304c\u8868\u793a\u3055\u308c\u307e\u3059\u3002<\/span><img loading=\"lazy\" decoding=\"async\" class=\"aligncenter size-full wp-image-1656\" src=\"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog.png\" alt=\"\" width=\"1281\" height=\"648\" srcset=\"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog.png 1281w, https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog-300x152.png 300w, https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog-768x388.png 768w, https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog-1024x518.png 1024w\" sizes=\"auto, (max-width: 1281px) 100vw, 1281px\" \/><span style=\"font-size: 10pt; font-family: arial, helvetica, sans-serif;\">\u7c21\u5358\u306a\u30c7\u30e2\u306f\u3001\u300c<a href=\"https:\/\/www.youtube.com\/watch?v=hdpcNBB2aEU\" target=\"_blank\" rel=\"noopener\">Visual Studio* Code \u306e\u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u3092\u4f7f\u3063\u305f\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> oneAPI \u30b5\u30f3\u30d7\u30eb\u306e\u63a2\u7d22<\/a>\u300d (\u82f1\u8a9e) \u3092\u53c2\u7167\u3057\u3066\u304f\u3060\u3055\u3044\u3002<\/span><\/li>\n<\/ol>\n<h2><span style=\"font-family: arial, helvetica, sans-serif;\">\u9ad8\u901f\u30b3\u30f3\u30d1\u30a4\u30eb\u306e\u305f\u3081\u306e FPGA \u30a8\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30fb\u30a4\u30e1\u30fc\u30b8\u306e\u30d3\u30eb\u30c9\u3068\u5b9f\u884c<\/span><\/h2>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\">FPGA \u30a8\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u30fb\u30a4\u30e1\u30fc\u30b8\u306f\u3001\u9ad8\u901f\u306b\u30b3\u30f3\u30d1\u30a4\u30eb\u3067\u304d\u308b\u305f\u3081\u3001\u6a5f\u80fd\u7684\u306b\u6b63\u3057\u3044\u30b3\u30fc\u30c9\u3092\u5b9f\u73fe\u3059\u308b\u306e\u306b\u5f79\u7acb\u3061\u307e\u3059\u3002\u8a73\u7d30\u306b\u3064\u3044\u3066\u306f\u3001\u300e\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> oneAPI \u30d7\u30ed\u30b0\u30e9\u30df\u30f3\u30b0\u30fb\u30ac\u30a4\u30c9\u300f\u306e\u300c<a href=\"https:\/\/www.intel.com\/content\/www\/us\/en\/develop\/documentation\/oneapi-programming-guide\/top\/programming-interface\/fpga-flow\/types-of-dpc-fpga-compilation.html\" target=\"_blank\" rel=\"noopener\">DPC++ FPGA \u30b3\u30f3\u30d1\u30a4\u30eb\u306e\u7a2e\u985e<\/a>\u300d (\u82f1\u8a9e) \u3092\u53c2\u7167\u3057\u3066\u304f\u3060\u3055\u3044\u3002\u57fa\u672c\u7684\u306a FPGA \u30b5\u30f3\u30d7\u30eb\u3092 FPGA \u30a8\u30df\u30e5\u30ec\u30fc\u30bf\u30fc\u30fb\u30bf\u30fc\u30b2\u30c3\u30c8\u306b\u30b3\u30f3\u30d1\u30a4\u30eb\u3059\u308b\u306b\u306f\u3001\u6b21\u306e\u3088\u3046\u306b\u5b9f\u884c\u3057\u307e\u3059\u3002<\/span><\/p>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\">\u3059\u3079\u3066\u306e\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> oneAPI \u30b5\u30f3\u30d7\u30eb\u30fb\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u304c CMake* \u3092\u4f7f\u7528\u3057\u3066\u3044\u308b\u308f\u3051\u3067\u306f\u3042\u308a\u307e\u305b\u3093\u3002\u5404\u30b5\u30f3\u30d7\u30eb\u306e README.md \u30d5\u30a1\u30a4\u30eb\u306b\u306f\u3001\u305d\u306e\u30b5\u30f3\u30d7\u30eb\u306e\u30d3\u30eb\u30c9\u65b9\u6cd5\u304c\u660e\u8a18\u3055\u308c\u3066\u3044\u307e\u3059\u3002CMake* \u3092\u4f7f\u7528\u3059\u308b\u30b5\u30f3\u30d7\u30eb\u306b\u3064\u3044\u3066\u306f\u3001Microsoft* \u304c\u4fdd\u5b88\u3057\u3066\u3044\u308b\u300c<a href=\"https:\/\/devblogs.microsoft.com\/cppblog\/cmake-tools-extension-for-visual-studio-code\/\" target=\"_blank\" rel=\"noopener\">Visual Studio* Code \u5411\u3051 CMake* \u30c4\u30fc\u30eb\u62e1\u5f35\u6a5f\u80fd<\/a>\u300d (\u82f1\u8a9e) \u306e\u8a18\u4e8b\u3092\u53c2\u7167\u3059\u308b\u3053\u3068\u3092\u304a\u52e7\u3081\u3057\u307e\u3059\u3002<\/span><\/p>\n<ol>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">FPGA &gt; Tutorials \u30bb\u30af\u30b7\u30e7\u30f3\u3067\u3001\u30b3\u30f3\u30d1\u30a4\u30eb\u30fb\u30d5\u30ed\u30fc\u30fb\u30b5\u30f3\u30d7\u30eb\u306b\u30ab\u30fc\u30bd\u30eb\u3092\u5408\u308f\u305b\u3001+ \u3092\u30af\u30ea\u30c3\u30af\u3057\u3066\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u3092\u4f5c\u6210\u3057\u307e\u3059\u3002<img loading=\"lazy\" decoding=\"async\" class=\"aligncenter size-full wp-image-1657\" src=\"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog2.png\" alt=\"\" width=\"348\" height=\"446\" srcset=\"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog2.png 348w, https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog2-234x300.png 234w\" sizes=\"auto, (max-width: 348px) 100vw, 348px\" \/><\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u3092\u4fdd\u5b58\u3059\u308b\u30d5\u30a9\u30eb\u30c0\u30fc\u3092\u9078\u629e\u3057\u307e\u3059\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">VS Code \u3067\u30bf\u30fc\u30df\u30ca\u30eb\u3092\u958b\u304d\u307e\u3059\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">cd \u30b3\u30de\u30f3\u30c9\u3092\u5b9f\u884c\u3057\u3066\u3001\u65b0\u3057\u304f\u4f5c\u6210\u3057\u305f\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u30c8\u30c3\u30d7\u30ec\u30d9\u30eb\u30fb\u30c7\u30a3\u30ec\u30af\u30c8\u30ea\u30fc\u306b\u79fb\u52d5\u3057\u307e\u3059\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u4ee5\u4e0b\u306e\u30b3\u30de\u30f3\u30c9\u3092\u5b9f\u884c\u3057\u3066\u3001build \u3068\u3044\u3046\u30c7\u30a3\u30ec\u30af\u30c8\u30ea\u30fc\u3092\u4f5c\u6210\u3057\u307e\u3059\u3002<\/span>\n<pre class=\"lang:default decode:true \">mkdir build<\/pre>\n<\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">cd \u30b3\u30de\u30f3\u30c9\u3092\u5b9f\u884c\u3057\u3066\u3001\u65b0\u3057\u304f\u4f5c\u6210\u3057\u305f build \u30c7\u30a3\u30ec\u30af\u30c8\u30ea\u30fc\u306b\u79fb\u52d5\u3057\u307e\u3059\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u4ee5\u4e0b\u306e\u30b3\u30de\u30f3\u30c9\u3092\u5b9f\u884c\u3057\u3066\u3001\u30b5\u30f3\u30d7\u30eb\u3092\u30d3\u30eb\u30c9\u3057\u307e\u3059\u3002\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u30d3\u30eb\u30c9\u30d5\u30a1\u30a4\u30eb\u306f\u3001build \u30c7\u30a3\u30ec\u30af\u30c8\u30ea\u30fc\u306b\u66f8\u304d\u8fbc\u307e\u308c\u307e\u3059\u3002<\/span>\n<pre class=\"lang:default decode:true \">cmake ..<\/pre>\n<\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u4ee5\u4e0b\u306e\u30b3\u30de\u30f3\u30c9\u3092\u5b9f\u884c\u3057\u3066\u3001\u30a8\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u306e\u30d3\u30eb\u30c9\u30bf\u30fc\u30b2\u30c3\u30c8\u3092\u9078\u629e\u3057\u307e\u3059\u3002<\/span>\n<pre class=\"lang:default decode:true\">make fpga_emu<\/pre>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\">FPGA \u30b3\u30fc\u30c9\u30b5\u30f3\u30d7\u30eb\u306e README \u30d5\u30a1\u30a4\u30eb\u3092\u53c2\u7167\u3057\u3066\u3001\u6b63\u3057\u3044 make \u30bf\u30fc\u30b2\u30c3\u30c8\u3092\u898b\u3064\u3051\u3066\u304f\u3060\u3055\u3044\u3002<\/span><\/p>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\">\u3053\u308c\u3067\u3001\u30c7\u30a3\u30ec\u30af\u30c8\u30ea\u30fc\u5185\u306b compile_flow.fpga_emu \u3068\u3044\u3046\u540d\u524d\u306e\u5b9f\u884c\u30d5\u30a1\u30a4\u30eb\u304c\u4f5c\u6210\u3055\u308c\u305f\u306f\u305a\u3067\u3059\u3002\u3053\u306e\u30d5\u30a1\u30a4\u30eb\u3092\u30c7\u30b6\u30a4\u30f3\u306e\u30a8\u30df\u30e5\u30ec\u30fc\u30bf\u30fc\u5b9f\u884c\u30d5\u30a1\u30a4\u30eb\u3068\u3057\u3066\u4f7f\u7528\u3057\u307e\u3059\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u4ee5\u4e0b\u306e\u30b3\u30de\u30f3\u30c9\u3092\u5b9f\u884c\u3057\u3066\u3001\u30a8\u30df\u30e5\u30ec\u30fc\u30bf\u30fc\u5b9f\u884c\u30d5\u30a1\u30a4\u30eb\u3092\u5b9f\u884c\u3057\u307e\u3059\u3002<\/span>\n<pre class=\"lang:default decode:true\">.\/compile_flow.fpga_emu<\/pre>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\"><img loading=\"lazy\" decoding=\"async\" class=\"aligncenter size-full wp-image-1658\" src=\"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog3.png\" alt=\"\" width=\"500\" height=\"39\" srcset=\"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog3.png 500w, https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog3-300x23.png 300w\" sizes=\"auto, (max-width: 500px) 100vw, 500px\" \/><\/span><\/li>\n<\/ol>\n<h2><span style=\"font-family: arial, helvetica, sans-serif;\">FPGA \u6700\u9069\u5316\u30ec\u30dd\u30fc\u30c8\u306e\u751f\u6210\u3068\u8868\u793a<\/span><\/h2>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\">FPGA \u6700\u9069\u5316\u30ec\u30dd\u30fc\u30c8\u306f\u3001\u5b9f\u969b\u306e FPGA \u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u30fb\u30a4\u30e1\u30fc\u30b8\u3092\u5b9f\u884c\u3059\u308b\u524d\u3067\u3082\u3001\u30a2\u30d7\u30ea\u30b1\u30fc\u30b7\u30e7\u30f3\u30fb\u30d1\u30d5\u30a9\u30fc\u30de\u30f3\u30b9\u306b\u95a2\u3059\u308b\u30cf\u30a4\u30ec\u30d9\u30eb\u306a\u8a73\u7d30\u3092\u63d0\u4f9b\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002<\/span><\/p>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\">\u3053\u306e\u30ec\u30dd\u30fc\u30c8\u306f\u3001\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> oneAPI DPC++\/C++ \u30b3\u30f3\u30d1\u30a4\u30e9\u30fc\u306b\u3088\u308a HTML \u5f62\u5f0f\u3067\u751f\u6210\u3055\u308c\u3001Web \u30d6\u30e9\u30a6\u30b6\u30fc\u3067\u8868\u793a\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002\u6700\u9ad8\u306e\u30d1\u30d5\u30a9\u30fc\u30de\u30f3\u30b9\u3092\u5f97\u308b\u305f\u3081\u306e FPGA \u6700\u9069\u5316\u30ec\u30dd\u30fc\u30c8\u306e\u4f7f\u7528\u65b9\u6cd5\u306e\u8a73\u7d30\u306f\u3001\u300e\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> oneAPI DPC++ FPGA \u6700\u9069\u5316\u30ac\u30a4\u30c9\u300f\u306e\u300c<a href=\"https:\/\/www.intel.com\/content\/www\/us\/en\/develop\/documentation\/oneapi-fpga-optimization-guide\/top\/analyze-your-design\/analyze-the-fpga-early-image\/review-the-report-html-file.html\" target=\"_blank\" rel=\"noopener\">report.html \u306e\u78ba\u8a8d<\/a>\u300d (\u82f1\u8a9e) \u30bb\u30af\u30b7\u30e7\u30f3\u3092\u53c2\u7167\u3057\u3066\u304f\u3060\u3055\u3044\u3002<\/span><\/p>\n<ol>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">VS Code \u306e\u30bf\u30fc\u30df\u30ca\u30eb\u30bb\u30c3\u30b7\u30e7\u30f3\u3067\u3001build \u30c7\u30a3\u30ec\u30af\u30c8\u30ea\u30fc\u306b\u3044\u308b\u3053\u3068\u3092\u78ba\u8a8d\u3057\u307e\u3059\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u4ee5\u4e0b\u306e\u30b3\u30de\u30f3\u30c9\u3092\u5b9f\u884c\u3057\u3066\u3001\u30ec\u30dd\u30fc\u30c8\u3092\u4f5c\u6210\u3057\u307e\u3059\u3002<\/span>\n<pre class=\"lang:default decode:true \">make report<\/pre>\n<\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">prj\/reports \u30c7\u30a3\u30ec\u30af\u30c8\u30ea\u30fc\u306b\u79fb\u52d5\u3057\u3001\u751f\u6210\u3057\u305f\u6700\u9069\u5316\u30ec\u30dd\u30fc\u30c8\u306e\u5834\u6240\u3092\u78ba\u8a8d\u3057\u307e\u3059\u3002<\/span>\n<pre class=\"lang:default decode:true \">cd compile_flow_report.prj\/reports<\/pre>\n<\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">Mozilla* Firefox* \u30d6\u30e9\u30a6\u30b6\u30fc\u3067\u30ec\u30dd\u30fc\u30c8\u3092\u8d77\u52d5\u3059\u308b\u306b\u306f\u3001\u6b21\u306e\u30b3\u30de\u30f3\u30c9\u3092\u4f7f\u7528\u3057\u307e\u3059\u3002<\/span>\n<pre class=\"lang:default decode:true\">firefox report.html<\/pre>\n<\/li>\n<\/ol>\n<h2><span style=\"font-family: arial, helvetica, sans-serif;\">FPGA \u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u30fb\u30a4\u30e1\u30fc\u30b8\u306e\u69cb\u7bc9\u3068\u5b9f\u884c<\/span><\/h2>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\">\u3053\u306e\u30b9\u30c6\u30c3\u30d7\u3067\u306f\u3001\u5b9f\u969b\u306e FPGA \u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u4e0a\u3067\u52d5\u4f5c\u3059\u308b\u3053\u3068\u3092\u60f3\u5b9a\u3057\u305f\u5b9f\u884c\u30d5\u30a1\u30a4\u30eb\u3092\u4f5c\u6210\u3057\u307e\u3059\u3002\u5b8c\u4e86\u307e\u3067\u306b\u6570\u6642\u9593\u304b\u304b\u308b\u5834\u5408\u304c\u3042\u308a\u307e\u3059\u3002\u63a8\u5968\u3055\u308c\u308b\u30d3\u30eb\u30c9\u30b7\u30b9\u30c6\u30e0\u69cb\u6210\u306b\u3064\u3044\u3066\u306f\u3001\u300c<a href=\"https:\/\/www.xlsoft.com\/jp\/products\/intel\/compilers\/dpcpp\/index.html?tab=3\" target=\"_blank\" rel=\"noopener\">\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> oneAPI DPC++\/C++ \u30b3\u30f3\u30d1\u30a4\u30e9\u30fc\u306e\u52d5\u4f5c\u74b0\u5883<\/a>\u300d (\u82f1\u8a9e) \u3092\u53c2\u7167\u3057\u3066\u304f\u3060\u3055\u3044\u3002\u305d\u306e\u4ed6\u306e\u6ce8\u610f\u4e8b\u9805\u306f\u4ee5\u4e0b\u3068\u306a\u308a\u307e\u3059\u3002<\/span><\/p>\n<ul>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">FPGA \u306e\u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u30fb\u30a4\u30e1\u30fc\u30b8\u3092\u69cb\u7bc9\u3059\u308b\u306b\u306f\u3001\u30c7\u30d5\u30a9\u30eb\u30c8\u3067\u306f\u306a\u3044 make \u30bf\u30fc\u30b2\u30c3\u30c8\u3067\u3042\u308b make fpga \u30b3\u30de\u30f3\u30c9\u3092\u5b9f\u884c\u3057\u307e\u3059\u3002\u8a73\u7d30\u306a\u624b\u9806\u306b\u3064\u3044\u3066\u306f\u3001FPGA \u30b3\u30fc\u30c9\u30b5\u30f3\u30d7\u30eb\u306e README \u30d5\u30a1\u30a4\u30eb\u3092\u53c2\u7167\u3057\u3066\u304f\u3060\u3055\u3044\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u5b9f\u884c\u30d5\u30a1\u30a4\u30eb\u3092\u30d3\u30eb\u30c9\u3059\u308b\u306b\u306f\u3001<a href=\"https:\/\/www.xlsoft.com\/jp\/products\/intel\/oneapi\/fpga\/index.html\" target=\"_blank\" rel=\"noopener\">oneAPI \u30d9\u30fc\u30b9\u30fb\u30c4\u30fc\u30eb\u30ad\u30c3\u30c8\u7528\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> FPGA \u30a2\u30c9\u30aa\u30f3<\/a>\u30d1\u30c3\u30b1\u30fc\u30b8\u3092\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3059\u308b\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u624b\u9806\u306b\u3064\u3044\u3066\u306f\u3001\u300c<a href=\"https:\/\/www.intel.com\/content\/www\/us\/en\/documentation-resources\/developer.html#panel-top-resources|most-popular\" target=\"_blank\" rel=\"noopener\">\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> oneAPI \u30c4\u30fc\u30eb\u30ad\u30c3\u30c8\u306e\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u30fb\u30ac\u30a4\u30c9<\/a>\u300d (\u82f1\u8a9e) \u3092\u53c2\u7167\u3057\u3066\u304f\u3060\u3055\u3044\u3002<\/span><\/li>\n<li><span style=\"font-family: arial, helvetica, sans-serif;\">\u5b9f\u884c\u30d5\u30a1\u30a4\u30eb\u3092\u5b9f\u884c\u3059\u308b\u306b\u306f\u3001\u30b7\u30b9\u30c6\u30e0\u4e0a\u306b FPGA \u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u304c\u5fc5\u8981\u3067\u3059\u3002\u30b7\u30b9\u30c6\u30e0\u306e\u30bb\u30c3\u30c8\u30a2\u30c3\u30d7\u65b9\u6cd5\u306e\u8a73\u7d30\u306b\u3064\u3044\u3066\u306f\u3001\u300c<a href=\"https:\/\/www.intel.com\/content\/www\/us\/en\/documentation-resources\/developer.html#panel-top-resources|most-popular\" target=\"_blank\" rel=\"noopener\">\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> PAC \u3092\u4f7f\u7528\u3057\u305f FPGA \u7528\u30b7\u30b9\u30c6\u30e0\u306e\u30bb\u30c3\u30c8\u30a2\u30c3\u30d7<\/a>\u300d (\u82f1\u8a9e) \u3092\u53c2\u7167\u3057\u3066\u304f\u3060\u3055\u3044\u3002<\/span><\/li>\n<\/ul>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\">oneAPI \u30d9\u30fc\u30b9\u30fb\u30c4\u30fc\u30eb\u30ad\u30c3\u30c8\u7528\u30a4\u30f3\u30c6\u30eb<sup>\u00ae<\/sup> FPGA \u30a2\u30c9\u30aa\u30f3\u306b\u95a2\u3057\u3066\u306f\u4ee5\u4e0b\u306e\u30dc\u30bf\u30f3\u304b\u3089\u3054\u78ba\u8a8d\u3044\u305f\u3060\u3051\u307e\u3059\u3002<\/span><a href=\"https:\/\/www.xlsoft.com\/jp\/products\/intel\/oneapi\/fpga\/index.html\" target=\"_blank\" rel=\"noopener\"><img loading=\"lazy\" decoding=\"async\" class=\"aligncenter size-full wp-image-1267\" src=\"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2021\/09\/intel_blog_button.png\" alt=\"\" width=\"295\" height=\"65\" \/><\/a><\/p>\n<hr \/>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\">\u53c2\u7167\u8a18\u4e8b: <\/span><\/p>\n<p><span style=\"font-family: arial, helvetica, sans-serif;\"><a href=\"https:\/\/www.intel.com\/content\/www\/us\/en\/develop\/documentation\/oneapi-fpga-development-with-vs-code-for-linux\/top.html\" target=\"_blank\" rel=\"noopener\">Intel<sup>\u00ae<\/sup> oneAPI DPC++ FPGA Development with Sample Browser Extension for Visual Studio Code on Linux<\/a><\/span><\/p>\n<hr \/>\n","protected":false},"excerpt":{"rendered":"<div class=\"mh-excerpt\"><p>Linux* \u4e0a\u3067\u30a4\u30f3\u30c6\u30eb\u00ae oneAPI \u30d9\u30fc\u30b9 <a class=\"mh-excerpt-more\" href=\"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/\" title=\"Linux* \u4e0a\u3067\u306e Visual Studio* Code \u306e\u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u3092\u4f7f\u7528\u3057\u305f\u30a4\u30f3\u30c6\u30eb oneAPI DPC++ FPGA \u958b\u767a\">[&#8230;]<\/a><\/p>\n<\/div>","protected":false},"author":1,"featured_media":1656,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[1],"tags":[26,17,9,62,14,61,8,50,63,64],"class_list":["post-1652","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-1","tag-dpc","tag-fpga","tag-intel","tag-linux","tag-oneapi","tag-visual-studio","tag-8","tag--oneapi","tag-63","tag-64"],"aioseo_notices":[],"aioseo_head":"\n\t\t<!-- All in One SEO 5.0.0.1 - aioseo.com -->\n\t<meta name=\"description\" content=\"Linux* \u4e0a\u3067\u30a4\u30f3\u30c6\u30eb oneAPI \u30d9\u30fc\u30b9\u30fb\u30c4\u30fc\u30eb\u30ad\u30c3\u30c8\u3068 Visual Studio* (VS) Code \u3092\u7d71\u5408\u3057\u3066\u3001\u30b7\u30fc\u30e0\u30ec\u30b9\u306a\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u958b\u767a\u74b0\u5883\u3092\u5b9f\u73fe\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002CPU \u3084 GPU \u3068\u540c\u3058\u3088\u3046\u306b\u3001VS Code \u3092\u4f7f\u7528\u3057\u305f FPGA \u958b\u767a\u304c\u53ef\u80fd\u3067\u3059\u3002\u3053\u306e\u8a18\u4e8b\u3067\u306f\u305d\u306e FPGA \u958b\u767a\u306e\u65b9\u6cd5\u306b\u3064\u3044\u3066\u8aac\u660e\u3057\u3066\u3044\u307e\u3059\u3002\" \/>\n\t<meta name=\"robots\" content=\"max-image-preview:large\" \/>\n\t<meta name=\"author\" content=\"\u30a8\u30af\u30bb\u30eb\u30bd\u30d5\u30c8\"\/>\n\t<link rel=\"canonical\" href=\"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/\" \/>\n\t<meta name=\"generator\" content=\"All in One SEO (AIOSEO) 5.0.0.1\" \/>\n\n\t\t<script async src=\"https:\/\/www.googletagmanager.com\/gtag\/js?id=UA-2372005-1\"><\/script>\n<script>\n window.dataLayer = window.dataLayer || [];\n function gtag(){dataLayer.push(arguments);}\n gtag(\"js\", new Date());\n \n gtag('config', 'G-MH4P59ZD5Q');\n gtag(\"config\", \"UA-2372005-1\");\n gtag(\"config\", \"AW-1072573867\");\n<\/script>\n\t\t<meta property=\"og:locale\" content=\"ja_JP\" \/>\n\t\t<meta property=\"og:site_name\" content=\"\u30a4\u30f3\u30c6\u30eb\u30bd\u30d5\u30c8\u6700\u65b0\u60c5\u5831\u767a\u4fe1\u5c40 - \u30a4\u30f3\u30c6\u30eb\u00ae \u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u958b\u767a\u88fd\u54c1\u306e\u6700\u65b0\u60c5\u5831\u3092\u304a\u5c4a\u3051\u3057\u307e\u3059\u3002\" \/>\n\t\t<meta property=\"og:type\" content=\"article\" \/>\n\t\t<meta property=\"og:title\" content=\"Linux* \u4e0a\u3067\u306e Visual Studio* Code \u306e\u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u3092\u4f7f\u7528\u3057\u305f\u30a4\u30f3\u30c6\u30eb oneAPI DPC++ FPGA \u958b\u767a - \u30a4\u30f3\u30c6\u30eb\u30bd\u30d5\u30c8\u6700\u65b0\u60c5\u5831\u767a\u4fe1\u5c40\" \/>\n\t\t<meta property=\"og:description\" content=\"Linux* \u4e0a\u3067\u30a4\u30f3\u30c6\u30eb oneAPI \u30d9\u30fc\u30b9\u30fb\u30c4\u30fc\u30eb\u30ad\u30c3\u30c8\u3068 Visual Studio* (VS) Code \u3092\u7d71\u5408\u3057\u3066\u3001\u30b7\u30fc\u30e0\u30ec\u30b9\u306a\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u958b\u767a\u74b0\u5883\u3092\u5b9f\u73fe\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002CPU \u3084 GPU \u3068\u540c\u3058\u3088\u3046\u306b\u3001VS Code \u3092\u4f7f\u7528\u3057\u305f FPGA \u958b\u767a\u304c\u53ef\u80fd\u3067\u3059\u3002\u3053\u306e\u8a18\u4e8b\u3067\u306f\u305d\u306e FPGA \u958b\u767a\u306e\u65b9\u6cd5\u306b\u3064\u3044\u3066\u8aac\u660e\u3057\u3066\u3044\u307e\u3059\u3002\" \/>\n\t\t<meta property=\"og:url\" content=\"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/\" \/>\n\t\t<meta property=\"og:image\" content=\"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog4.jpg\" \/>\n\t\t<meta property=\"og:image:secure_url\" content=\"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog4.jpg\" \/>\n\t\t<meta property=\"og:image:width\" content=\"576\" \/>\n\t\t<meta property=\"og:image:height\" content=\"324\" \/>\n\t\t<meta property=\"article:published_time\" content=\"2022-01-13T01:54:31+00:00\" \/>\n\t\t<meta property=\"article:modified_time\" content=\"2022-02-25T01:27:30+00:00\" \/>\n\t\t<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n\t\t<meta name=\"twitter:title\" content=\"Linux* \u4e0a\u3067\u306e Visual Studio* Code \u306e\u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u3092\u4f7f\u7528\u3057\u305f\u30a4\u30f3\u30c6\u30eb oneAPI DPC++ FPGA \u958b\u767a - \u30a4\u30f3\u30c6\u30eb\u30bd\u30d5\u30c8\u6700\u65b0\u60c5\u5831\u767a\u4fe1\u5c40\" \/>\n\t\t<meta name=\"twitter:description\" content=\"Linux* \u4e0a\u3067\u30a4\u30f3\u30c6\u30eb oneAPI \u30d9\u30fc\u30b9\u30fb\u30c4\u30fc\u30eb\u30ad\u30c3\u30c8\u3068 Visual Studio* (VS) Code \u3092\u7d71\u5408\u3057\u3066\u3001\u30b7\u30fc\u30e0\u30ec\u30b9\u306a\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u958b\u767a\u74b0\u5883\u3092\u5b9f\u73fe\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002CPU \u3084 GPU \u3068\u540c\u3058\u3088\u3046\u306b\u3001VS Code \u3092\u4f7f\u7528\u3057\u305f FPGA \u958b\u767a\u304c\u53ef\u80fd\u3067\u3059\u3002\u3053\u306e\u8a18\u4e8b\u3067\u306f\u305d\u306e FPGA \u958b\u767a\u306e\u65b9\u6cd5\u306b\u3064\u3044\u3066\u8aac\u660e\u3057\u3066\u3044\u307e\u3059\u3002\" \/>\n\t\t<meta name=\"twitter:image\" content=\"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog4.jpg\" \/>\n\t\t<script type=\"application\/ld+json\" class=\"aioseo-schema\">\n\t\t\t{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"BlogPosting\",\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/2022\\\/01\\\/13\\\/oneapi-fpga-development-with-vs-code-for-linux\\\/#blogposting\",\"name\":\"Linux* \\u4e0a\\u3067\\u306e Visual Studio* Code \\u306e\\u30b5\\u30f3\\u30d7\\u30eb\\u30d6\\u30e9\\u30a6\\u30b6\\u30fc\\u62e1\\u5f35\\u6a5f\\u80fd\\u3092\\u4f7f\\u7528\\u3057\\u305f\\u30a4\\u30f3\\u30c6\\u30eb oneAPI DPC++ FPGA \\u958b\\u767a - \\u30a4\\u30f3\\u30c6\\u30eb\\u30bd\\u30d5\\u30c8\\u6700\\u65b0\\u60c5\\u5831\\u767a\\u4fe1\\u5c40\",\"headline\":\"Linux* \\u4e0a\\u3067\\u306e Visual Studio* Code \\u306e\\u30b5\\u30f3\\u30d7\\u30eb\\u30d6\\u30e9\\u30a6\\u30b6\\u30fc\\u62e1\\u5f35\\u6a5f\\u80fd\\u3092\\u4f7f\\u7528\\u3057\\u305f\\u30a4\\u30f3\\u30c6\\u30eb oneAPI DPC++ FPGA \\u958b\\u767a\",\"author\":{\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/author\\\/xlblog\\\/#author\"},\"publisher\":{\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/#organization\"},\"image\":{\"@type\":\"ImageObject\",\"url\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/wp-content\\\/uploads\\\/sites\\\/5\\\/2022\\\/01\\\/intel_blog.png\",\"width\":1281,\"height\":648},\"datePublished\":\"2022-01-13T10:54:31+09:00\",\"dateModified\":\"2022-02-25T10:27:30+09:00\",\"inLanguage\":\"ja\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/2022\\\/01\\\/13\\\/oneapi-fpga-development-with-vs-code-for-linux\\\/#webpage\"},\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/2022\\\/01\\\/13\\\/oneapi-fpga-development-with-vs-code-for-linux\\\/#webpage\"},\"articleSection\":\"\\u672a\\u5206\\u985e, DPC++, FPGA, Intel, linux, oneAPI, visual studio, \\u30a4\\u30f3\\u30c6\\u30eb, \\u30a4\\u30f3\\u30c6\\u30eb oneAPI, \\u30b5\\u30f3\\u30d7\\u30eb\\u30d6\\u30e9\\u30a6\\u30b6\\u30fc, \\u30d6\\u30e9\\u30a6\\u30b6\\u30fc\\u62e1\\u5f35\\u6a5f\\u80fd\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/2022\\\/01\\\/13\\\/oneapi-fpga-development-with-vs-code-for-linux\\\/#breadcrumblist\",\"itemListElement\":[{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel#listItem\",\"position\":1,\"name\":\"\\u30db\\u30fc\\u30e0\",\"item\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\",\"nextItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/category\\\/%e6%9c%aa%e5%88%86%e9%a1%9e\\\/#listItem\",\"name\":\"\\u672a\\u5206\\u985e\"}},{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/category\\\/%e6%9c%aa%e5%88%86%e9%a1%9e\\\/#listItem\",\"position\":2,\"name\":\"\\u672a\\u5206\\u985e\",\"item\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/category\\\/%e6%9c%aa%e5%88%86%e9%a1%9e\\\/\",\"nextItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/2022\\\/01\\\/13\\\/oneapi-fpga-development-with-vs-code-for-linux\\\/#listItem\",\"name\":\"Linux* \\u4e0a\\u3067\\u306e Visual Studio* Code \\u306e\\u30b5\\u30f3\\u30d7\\u30eb\\u30d6\\u30e9\\u30a6\\u30b6\\u30fc\\u62e1\\u5f35\\u6a5f\\u80fd\\u3092\\u4f7f\\u7528\\u3057\\u305f\\u30a4\\u30f3\\u30c6\\u30eb oneAPI DPC++ FPGA \\u958b\\u767a\"},\"previousItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel#listItem\",\"name\":\"\\u30db\\u30fc\\u30e0\"}},{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/2022\\\/01\\\/13\\\/oneapi-fpga-development-with-vs-code-for-linux\\\/#listItem\",\"position\":3,\"name\":\"Linux* \\u4e0a\\u3067\\u306e Visual Studio* Code \\u306e\\u30b5\\u30f3\\u30d7\\u30eb\\u30d6\\u30e9\\u30a6\\u30b6\\u30fc\\u62e1\\u5f35\\u6a5f\\u80fd\\u3092\\u4f7f\\u7528\\u3057\\u305f\\u30a4\\u30f3\\u30c6\\u30eb oneAPI DPC++ FPGA \\u958b\\u767a\",\"previousItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/category\\\/%e6%9c%aa%e5%88%86%e9%a1%9e\\\/#listItem\",\"name\":\"\\u672a\\u5206\\u985e\"}}]},{\"@type\":\"Organization\",\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/#organization\",\"name\":\"\\u30a4\\u30f3\\u30c6\\u30eb\\u30bd\\u30d5\\u30c8\\u6700\\u65b0\\u60c5\\u5831\\u767a\\u4fe1\\u5c40\",\"description\":\"\\u30a4\\u30f3\\u30c6\\u30eb\\u00ae \\u30bd\\u30d5\\u30c8\\u30a6\\u30a7\\u30a2\\u958b\\u767a\\u88fd\\u54c1\\u306e\\u6700\\u65b0\\u60c5\\u5831\\u3092\\u304a\\u5c4a\\u3051\\u3057\\u307e\\u3059\\u3002\",\"url\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/\"},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/author\\\/xlblog\\\/#author\",\"url\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/author\\\/xlblog\\\/\",\"name\":\"\\u30a8\\u30af\\u30bb\\u30eb\\u30bd\\u30d5\\u30c8\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/2022\\\/01\\\/13\\\/oneapi-fpga-development-with-vs-code-for-linux\\\/#webpage\",\"url\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/2022\\\/01\\\/13\\\/oneapi-fpga-development-with-vs-code-for-linux\\\/\",\"name\":\"Linux* \\u4e0a\\u3067\\u306e Visual Studio* Code \\u306e\\u30b5\\u30f3\\u30d7\\u30eb\\u30d6\\u30e9\\u30a6\\u30b6\\u30fc\\u62e1\\u5f35\\u6a5f\\u80fd\\u3092\\u4f7f\\u7528\\u3057\\u305f\\u30a4\\u30f3\\u30c6\\u30eb oneAPI DPC++ FPGA \\u958b\\u767a - \\u30a4\\u30f3\\u30c6\\u30eb\\u30bd\\u30d5\\u30c8\\u6700\\u65b0\\u60c5\\u5831\\u767a\\u4fe1\\u5c40\",\"description\":\"Linux* \\u4e0a\\u3067\\u30a4\\u30f3\\u30c6\\u30eb oneAPI \\u30d9\\u30fc\\u30b9\\u30fb\\u30c4\\u30fc\\u30eb\\u30ad\\u30c3\\u30c8\\u3068 Visual Studio* (VS) Code \\u3092\\u7d71\\u5408\\u3057\\u3066\\u3001\\u30b7\\u30fc\\u30e0\\u30ec\\u30b9\\u306a\\u30bd\\u30d5\\u30c8\\u30a6\\u30a7\\u30a2\\u958b\\u767a\\u74b0\\u5883\\u3092\\u5b9f\\u73fe\\u3059\\u308b\\u3053\\u3068\\u304c\\u3067\\u304d\\u307e\\u3059\\u3002CPU \\u3084 GPU \\u3068\\u540c\\u3058\\u3088\\u3046\\u306b\\u3001VS Code \\u3092\\u4f7f\\u7528\\u3057\\u305f FPGA \\u958b\\u767a\\u304c\\u53ef\\u80fd\\u3067\\u3059\\u3002\\u3053\\u306e\\u8a18\\u4e8b\\u3067\\u306f\\u305d\\u306e FPGA \\u958b\\u767a\\u306e\\u65b9\\u6cd5\\u306b\\u3064\\u3044\\u3066\\u8aac\\u660e\\u3057\\u3066\\u3044\\u307e\\u3059\\u3002\",\"inLanguage\":\"ja\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/#website\"},\"breadcrumb\":{\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/2022\\\/01\\\/13\\\/oneapi-fpga-development-with-vs-code-for-linux\\\/#breadcrumblist\"},\"author\":{\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/author\\\/xlblog\\\/#author\"},\"creator\":{\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/author\\\/xlblog\\\/#author\"},\"image\":{\"@type\":\"ImageObject\",\"url\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/wp-content\\\/uploads\\\/sites\\\/5\\\/2022\\\/01\\\/intel_blog.png\",\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/2022\\\/01\\\/13\\\/oneapi-fpga-development-with-vs-code-for-linux\\\/#mainImage\",\"width\":1281,\"height\":648},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/2022\\\/01\\\/13\\\/oneapi-fpga-development-with-vs-code-for-linux\\\/#mainImage\"},\"datePublished\":\"2022-01-13T10:54:31+09:00\",\"dateModified\":\"2022-02-25T10:27:30+09:00\"},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/#website\",\"url\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/\",\"name\":\"\\u30a4\\u30f3\\u30c6\\u30eb\\u30bd\\u30d5\\u30c8\\u6700\\u65b0\\u60c5\\u5831\\u767a\\u4fe1\\u5c40\",\"description\":\"\\u30a4\\u30f3\\u30c6\\u30eb\\u00ae \\u30bd\\u30d5\\u30c8\\u30a6\\u30a7\\u30a2\\u958b\\u767a\\u88fd\\u54c1\\u306e\\u6700\\u65b0\\u60c5\\u5831\\u3092\\u304a\\u5c4a\\u3051\\u3057\\u307e\\u3059\\u3002\",\"inLanguage\":\"ja\",\"publisher\":{\"@id\":\"https:\\\/\\\/www.xlsoft.com\\\/jp\\\/blog\\\/intel\\\/#organization\"}}]}\n\t\t<\/script>\n\t\t<!-- All in One SEO -->\n\n","aioseo_head_json":{"title":"Linux* \u4e0a\u3067\u306e Visual Studio* Code \u306e\u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u3092\u4f7f\u7528\u3057\u305f\u30a4\u30f3\u30c6\u30eb oneAPI DPC++ FPGA \u958b\u767a - \u30a4\u30f3\u30c6\u30eb\u30bd\u30d5\u30c8\u6700\u65b0\u60c5\u5831\u767a\u4fe1\u5c40","description":"Linux* \u4e0a\u3067\u30a4\u30f3\u30c6\u30eb oneAPI \u30d9\u30fc\u30b9\u30fb\u30c4\u30fc\u30eb\u30ad\u30c3\u30c8\u3068 Visual Studio* (VS) Code \u3092\u7d71\u5408\u3057\u3066\u3001\u30b7\u30fc\u30e0\u30ec\u30b9\u306a\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u958b\u767a\u74b0\u5883\u3092\u5b9f\u73fe\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002CPU \u3084 GPU \u3068\u540c\u3058\u3088\u3046\u306b\u3001VS Code \u3092\u4f7f\u7528\u3057\u305f FPGA \u958b\u767a\u304c\u53ef\u80fd\u3067\u3059\u3002\u3053\u306e\u8a18\u4e8b\u3067\u306f\u305d\u306e FPGA \u958b\u767a\u306e\u65b9\u6cd5\u306b\u3064\u3044\u3066\u8aac\u660e\u3057\u3066\u3044\u307e\u3059\u3002","canonical_url":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/","robots":"max-image-preview:large","keywords":"","webmasterTools":{"miscellaneous":"&lt;script async src=\"https:\/\/www.googletagmanager.com\/gtag\/js?id=UA-2372005-1\"&gt;&lt;\/script&gt;\n&lt;script&gt;\n window.dataLayer = window.dataLayer || [];\n function gtag(){dataLayer.push(arguments);}\n gtag(\"js\", new Date());\n \n gtag('config', 'G-MH4P59ZD5Q');\n gtag(\"config\", \"UA-2372005-1\");\n gtag(\"config\", \"AW-1072573867\");\n&lt;\/script&gt;"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"BlogPosting","@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/#blogposting","name":"Linux* \u4e0a\u3067\u306e Visual Studio* Code \u306e\u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u3092\u4f7f\u7528\u3057\u305f\u30a4\u30f3\u30c6\u30eb oneAPI DPC++ FPGA \u958b\u767a - \u30a4\u30f3\u30c6\u30eb\u30bd\u30d5\u30c8\u6700\u65b0\u60c5\u5831\u767a\u4fe1\u5c40","headline":"Linux* \u4e0a\u3067\u306e Visual Studio* Code \u306e\u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u3092\u4f7f\u7528\u3057\u305f\u30a4\u30f3\u30c6\u30eb oneAPI DPC++ FPGA \u958b\u767a","author":{"@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/author\/xlblog\/#author"},"publisher":{"@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/#organization"},"image":{"@type":"ImageObject","url":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog.png","width":1281,"height":648},"datePublished":"2022-01-13T10:54:31+09:00","dateModified":"2022-02-25T10:27:30+09:00","inLanguage":"ja","mainEntityOfPage":{"@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/#webpage"},"isPartOf":{"@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/#webpage"},"articleSection":"\u672a\u5206\u985e, DPC++, FPGA, Intel, linux, oneAPI, visual studio, \u30a4\u30f3\u30c6\u30eb, \u30a4\u30f3\u30c6\u30eb oneAPI, \u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc, \u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd"},{"@type":"BreadcrumbList","@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/#breadcrumblist","itemListElement":[{"@type":"ListItem","@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel#listItem","position":1,"name":"\u30db\u30fc\u30e0","item":"https:\/\/www.xlsoft.com\/jp\/blog\/intel","nextItem":{"@type":"ListItem","@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/category\/%e6%9c%aa%e5%88%86%e9%a1%9e\/#listItem","name":"\u672a\u5206\u985e"}},{"@type":"ListItem","@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/category\/%e6%9c%aa%e5%88%86%e9%a1%9e\/#listItem","position":2,"name":"\u672a\u5206\u985e","item":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/category\/%e6%9c%aa%e5%88%86%e9%a1%9e\/","nextItem":{"@type":"ListItem","@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/#listItem","name":"Linux* \u4e0a\u3067\u306e Visual Studio* Code \u306e\u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u3092\u4f7f\u7528\u3057\u305f\u30a4\u30f3\u30c6\u30eb oneAPI DPC++ FPGA \u958b\u767a"},"previousItem":{"@type":"ListItem","@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel#listItem","name":"\u30db\u30fc\u30e0"}},{"@type":"ListItem","@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/#listItem","position":3,"name":"Linux* \u4e0a\u3067\u306e Visual Studio* Code \u306e\u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u3092\u4f7f\u7528\u3057\u305f\u30a4\u30f3\u30c6\u30eb oneAPI DPC++ FPGA \u958b\u767a","previousItem":{"@type":"ListItem","@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/category\/%e6%9c%aa%e5%88%86%e9%a1%9e\/#listItem","name":"\u672a\u5206\u985e"}}]},{"@type":"Organization","@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/#organization","name":"\u30a4\u30f3\u30c6\u30eb\u30bd\u30d5\u30c8\u6700\u65b0\u60c5\u5831\u767a\u4fe1\u5c40","description":"\u30a4\u30f3\u30c6\u30eb\u00ae \u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u958b\u767a\u88fd\u54c1\u306e\u6700\u65b0\u60c5\u5831\u3092\u304a\u5c4a\u3051\u3057\u307e\u3059\u3002","url":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/"},{"@type":"Person","@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/author\/xlblog\/#author","url":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/author\/xlblog\/","name":"\u30a8\u30af\u30bb\u30eb\u30bd\u30d5\u30c8"},{"@type":"WebPage","@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/#webpage","url":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/","name":"Linux* \u4e0a\u3067\u306e Visual Studio* Code \u306e\u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u3092\u4f7f\u7528\u3057\u305f\u30a4\u30f3\u30c6\u30eb oneAPI DPC++ FPGA \u958b\u767a - \u30a4\u30f3\u30c6\u30eb\u30bd\u30d5\u30c8\u6700\u65b0\u60c5\u5831\u767a\u4fe1\u5c40","description":"Linux* \u4e0a\u3067\u30a4\u30f3\u30c6\u30eb oneAPI \u30d9\u30fc\u30b9\u30fb\u30c4\u30fc\u30eb\u30ad\u30c3\u30c8\u3068 Visual Studio* (VS) Code \u3092\u7d71\u5408\u3057\u3066\u3001\u30b7\u30fc\u30e0\u30ec\u30b9\u306a\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u958b\u767a\u74b0\u5883\u3092\u5b9f\u73fe\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002CPU \u3084 GPU \u3068\u540c\u3058\u3088\u3046\u306b\u3001VS Code \u3092\u4f7f\u7528\u3057\u305f FPGA \u958b\u767a\u304c\u53ef\u80fd\u3067\u3059\u3002\u3053\u306e\u8a18\u4e8b\u3067\u306f\u305d\u306e FPGA \u958b\u767a\u306e\u65b9\u6cd5\u306b\u3064\u3044\u3066\u8aac\u660e\u3057\u3066\u3044\u307e\u3059\u3002","inLanguage":"ja","isPartOf":{"@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/#website"},"breadcrumb":{"@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/#breadcrumblist"},"author":{"@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/author\/xlblog\/#author"},"creator":{"@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/author\/xlblog\/#author"},"image":{"@type":"ImageObject","url":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog.png","@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/#mainImage","width":1281,"height":648},"primaryImageOfPage":{"@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/#mainImage"},"datePublished":"2022-01-13T10:54:31+09:00","dateModified":"2022-02-25T10:27:30+09:00"},{"@type":"WebSite","@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/#website","url":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/","name":"\u30a4\u30f3\u30c6\u30eb\u30bd\u30d5\u30c8\u6700\u65b0\u60c5\u5831\u767a\u4fe1\u5c40","description":"\u30a4\u30f3\u30c6\u30eb\u00ae \u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u958b\u767a\u88fd\u54c1\u306e\u6700\u65b0\u60c5\u5831\u3092\u304a\u5c4a\u3051\u3057\u307e\u3059\u3002","inLanguage":"ja","publisher":{"@id":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/#organization"}}]},"og:locale":"ja_JP","og:site_name":"\u30a4\u30f3\u30c6\u30eb\u30bd\u30d5\u30c8\u6700\u65b0\u60c5\u5831\u767a\u4fe1\u5c40 - \u30a4\u30f3\u30c6\u30eb\u00ae \u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u958b\u767a\u88fd\u54c1\u306e\u6700\u65b0\u60c5\u5831\u3092\u304a\u5c4a\u3051\u3057\u307e\u3059\u3002","og:type":"article","og:title":"Linux* \u4e0a\u3067\u306e Visual Studio* Code \u306e\u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u3092\u4f7f\u7528\u3057\u305f\u30a4\u30f3\u30c6\u30eb oneAPI DPC++ FPGA \u958b\u767a - \u30a4\u30f3\u30c6\u30eb\u30bd\u30d5\u30c8\u6700\u65b0\u60c5\u5831\u767a\u4fe1\u5c40","og:description":"Linux* \u4e0a\u3067\u30a4\u30f3\u30c6\u30eb oneAPI \u30d9\u30fc\u30b9\u30fb\u30c4\u30fc\u30eb\u30ad\u30c3\u30c8\u3068 Visual Studio* (VS) Code \u3092\u7d71\u5408\u3057\u3066\u3001\u30b7\u30fc\u30e0\u30ec\u30b9\u306a\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u958b\u767a\u74b0\u5883\u3092\u5b9f\u73fe\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002CPU \u3084 GPU \u3068\u540c\u3058\u3088\u3046\u306b\u3001VS Code \u3092\u4f7f\u7528\u3057\u305f FPGA \u958b\u767a\u304c\u53ef\u80fd\u3067\u3059\u3002\u3053\u306e\u8a18\u4e8b\u3067\u306f\u305d\u306e FPGA \u958b\u767a\u306e\u65b9\u6cd5\u306b\u3064\u3044\u3066\u8aac\u660e\u3057\u3066\u3044\u307e\u3059\u3002","og:url":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/","og:image":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog4.jpg","og:image:secure_url":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog4.jpg","og:image:width":576,"og:image:height":324,"article:published_time":"2022-01-13T01:54:31+00:00","article:modified_time":"2022-02-25T01:27:30+00:00","twitter:card":"summary_large_image","twitter:title":"Linux* \u4e0a\u3067\u306e Visual Studio* Code \u306e\u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u3092\u4f7f\u7528\u3057\u305f\u30a4\u30f3\u30c6\u30eb oneAPI DPC++ FPGA \u958b\u767a - \u30a4\u30f3\u30c6\u30eb\u30bd\u30d5\u30c8\u6700\u65b0\u60c5\u5831\u767a\u4fe1\u5c40","twitter:description":"Linux* \u4e0a\u3067\u30a4\u30f3\u30c6\u30eb oneAPI \u30d9\u30fc\u30b9\u30fb\u30c4\u30fc\u30eb\u30ad\u30c3\u30c8\u3068 Visual Studio* (VS) Code \u3092\u7d71\u5408\u3057\u3066\u3001\u30b7\u30fc\u30e0\u30ec\u30b9\u306a\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u958b\u767a\u74b0\u5883\u3092\u5b9f\u73fe\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002CPU \u3084 GPU \u3068\u540c\u3058\u3088\u3046\u306b\u3001VS Code \u3092\u4f7f\u7528\u3057\u305f FPGA \u958b\u767a\u304c\u53ef\u80fd\u3067\u3059\u3002\u3053\u306e\u8a18\u4e8b\u3067\u306f\u305d\u306e FPGA \u958b\u767a\u306e\u65b9\u6cd5\u306b\u3064\u3044\u3066\u8aac\u660e\u3057\u3066\u3044\u307e\u3059\u3002","twitter:image":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog4.jpg"},"aioseo_meta_data":{"post_id":"1652","title":null,"description":"Linux* \u4e0a\u3067\u30a4\u30f3\u30c6\u30eb oneAPI \u30d9\u30fc\u30b9\u30fb\u30c4\u30fc\u30eb\u30ad\u30c3\u30c8\u3068 Visual Studio* (VS) Code \u3092\u7d71\u5408\u3057\u3066\u3001\u30b7\u30fc\u30e0\u30ec\u30b9\u306a\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u958b\u767a\u74b0\u5883\u3092\u5b9f\u73fe\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002CPU \u3084 GPU \u3068\u540c\u3058\u3088\u3046\u306b\u3001VS Code \u3092\u4f7f\u7528\u3057\u305f FPGA \u958b\u767a\u304c\u53ef\u80fd\u3067\u3059\u3002\u3053\u306e\u8a18\u4e8b\u3067\u306f\u305d\u306e FPGA \u958b\u767a\u306e\u65b9\u6cd5\u306b\u3064\u3044\u3066\u8aac\u660e\u3057\u3066\u3044\u307e\u3059\u3002","keywords":null,"keyphrases":null,"primary_term":null,"canonical_url":null,"og_title":"","og_description":"Linux* \u4e0a\u3067\u30a4\u30f3\u30c6\u30eb oneAPI \u30d9\u30fc\u30b9\u30fb\u30c4\u30fc\u30eb\u30ad\u30c3\u30c8\u3068 Visual Studio* (VS) Code \u3092\u7d71\u5408\u3057\u3066\u3001\u30b7\u30fc\u30e0\u30ec\u30b9\u306a\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u958b\u767a\u74b0\u5883\u3092\u5b9f\u73fe\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002CPU \u3084 GPU \u3068\u540c\u3058\u3088\u3046\u306b\u3001VS Code \u3092\u4f7f\u7528\u3057\u305f FPGA \u958b\u767a\u304c\u53ef\u80fd\u3067\u3059\u3002\u3053\u306e\u8a18\u4e8b\u3067\u306f\u305d\u306e FPGA \u958b\u767a\u306e\u65b9\u6cd5\u306b\u3064\u3044\u3066\u8aac\u660e\u3057\u3066\u3044\u307e\u3059\u3002","og_object_type":"article","og_image_type":"custom_image","og_image_url":null,"og_image_width":null,"og_image_height":null,"og_image_custom_url":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog4.jpg","og_image_custom_fields":null,"og_video":"","og_custom_url":null,"og_article_section":"","og_article_tags":"","twitter_use_og":false,"twitter_card":"summary_large_image","twitter_image_type":"custom_image","twitter_image_url":null,"twitter_image_custom_url":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-content\/uploads\/sites\/5\/2022\/01\/intel_blog4.jpg","twitter_image_custom_fields":null,"twitter_title":null,"twitter_description":null,"schema":{"blockGraphs":[],"customGraphs":[],"default":{"data":{"Article":[],"Course":[],"Dataset":[],"FAQPage":[],"Movie":[],"Person":[],"Product":[],"ProductReview":[],"Car":[],"Recipe":[],"Service":[],"SoftwareApplication":[],"WebPage":[]},"graphName":"BlogPosting","isEnabled":true},"graphs":[]},"schema_type":"default","schema_type_options":null,"pillar_content":false,"robots_default":true,"robots_noindex":false,"robots_noarchive":false,"robots_nosnippet":false,"robots_nofollow":false,"robots_noimageindex":false,"robots_noodp":false,"robots_notranslate":false,"robots_max_snippet":null,"robots_max_videopreview":null,"robots_max_imagepreview":"large","priority":null,"frequency":null,"local_seo":null,"breadcrumb_settings":null,"limit_modified_date":false,"ai":null,"created":"2023-02-25 01:13:16","updated":"2026-04-03 00:52:34","focus_keyword":null,"additional_keywords":null,"truseo_locale":null,"seo_analyzer_scan_date":null},"aioseo_breadcrumb":"<div class=\"aioseo-breadcrumbs\"><span class=\"aioseo-breadcrumb\">\n\t\t\t<a href=\"https:\/\/www.xlsoft.com\/jp\/blog\/intel\" title=\"\u30db\u30fc\u30e0\">\u30db\u30fc\u30e0<\/a>\n\t\t<\/span><span class=\"aioseo-breadcrumb-separator\">&raquo;<\/span><span class=\"aioseo-breadcrumb\">\n\t\t\t<a href=\"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/category\/%e6%9c%aa%e5%88%86%e9%a1%9e\/\" title=\"\u672a\u5206\u985e\">\u672a\u5206\u985e<\/a>\n\t\t<\/span><span class=\"aioseo-breadcrumb-separator\">&raquo;<\/span><span class=\"aioseo-breadcrumb\">\n\t\t\tLinux* \u4e0a\u3067\u306e Visual Studio* Code \u306e\u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u3092\u4f7f\u7528\u3057\u305f\u30a4\u30f3\u30c6\u30eb oneAPI DPC++ FPGA \u958b\u767a\n\t\t<\/span><\/div>","aioseo_breadcrumb_json":[{"label":"\u30db\u30fc\u30e0","link":"https:\/\/www.xlsoft.com\/jp\/blog\/intel"},{"label":"\u672a\u5206\u985e","link":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/category\/%e6%9c%aa%e5%88%86%e9%a1%9e\/"},{"label":"Linux* \u4e0a\u3067\u306e Visual Studio* Code \u306e\u30b5\u30f3\u30d7\u30eb\u30d6\u30e9\u30a6\u30b6\u30fc\u62e1\u5f35\u6a5f\u80fd\u3092\u4f7f\u7528\u3057\u305f\u30a4\u30f3\u30c6\u30eb oneAPI DPC++ FPGA \u958b\u767a","link":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/2022\/01\/13\/oneapi-fpga-development-with-vs-code-for-linux\/"}],"_links":{"self":[{"href":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-json\/wp\/v2\/posts\/1652","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-json\/wp\/v2\/comments?post=1652"}],"version-history":[{"count":8,"href":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-json\/wp\/v2\/posts\/1652\/revisions"}],"predecessor-version":[{"id":1821,"href":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-json\/wp\/v2\/posts\/1652\/revisions\/1821"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-json\/wp\/v2\/media\/1656"}],"wp:attachment":[{"href":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-json\/wp\/v2\/media?parent=1652"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-json\/wp\/v2\/categories?post=1652"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.xlsoft.com\/jp\/blog\/intel\/wp-json\/wp\/v2\/tags?post=1652"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}